



FLASH LGA




L_SENSOR LGA




ANT5
CN HB DRX(EXCEPT B40), B1\B3 DM
GL B1/B3/B7/B40/B41 DM
GL 5G N1\N3 DM, 5G HB DRX
N78 DRX



ANT0
CN LMB TRX, B7\B40\B41 PM
GL LB +2/3/4G MHB TRX
GL 5G MB TRX,
N7\N40\N41 PM



ANT1
CN HB TRX, LB DRX, B1\B3 PM
GL LB DRX, B1\B3\B7\B40\B41 PM
GL N1\N3 PM
GL 5G HB TRX




ANT3
N77/N78 PM




ANT9
WIFI1




ANT8
GPSL1+WIFI




ANT2
CN MB DRX, HB DM, B40 DRX
GL 2/3/4G MHB DRX
GL 5G MB DRX, N7\N40\N41 DM
N77/78 DM




ANT4
N77/N78 TRX




DiFEM QDM2310



B28 DRX




B20 DRX




Ph5N_TXM+GSM_PA

2G/3G/4G/5G_TRX_TXM


TXM MIPI CTRL




GSM PA_IN MATCH




Microstrip Coupler







4G PA DC-DC APT ONLY




5G PA DC-DC APT ONLY




B41 DRX MIMO




LC_DIP




B40 DRX MIMO




B1_B3_DRX MIMO






B7 DRX MIMO



MI PHONE			
File	MT6883_SGL		
Size	Document Number	Rev	P0
A2	PA_SG_N41		
Date:	Friday, March 04, 2022	Sheet	11 of 76






MI PHONE			
Title	MT6853		
Size A3	Document Number WTR PWR	Rev P0	
Date:	Friday, March 04, 2022	Sheet 14 of 76	

PRX LNA-Bank MXD83K5A Matching

PRX HB




PRX MB

PRX LB


MHB PRX

B41 PRX


B34 B39 PRX




MHB DRX




DRX HB






DRX MB




DRX LB




NR N77/N78
PAMID




NR N77/N78/N79 DRx-LFEM




N1/3/7/40/41+N77/78 FBRX





MI PHONE			
Title	MT8873_SGA		
Size	Document Number	Rev	
A2	Reserved(for 5G-OTHERS)	P0	
Date:	Friday, March 04, 2022	Sheet	23 of 74



U3100-4

MT6895

USB 3.0 / DP

KEYPAD

P35 SSUSB_RXP_P0
P36 SSUSB_RXN_P0
P38 SSUSB_TXP_P0
P39 SSUSB_TXN_P0
T35 SSUSB_RXP_P1
T36 SSUSB_RXN_P1
R38 SSUSB_TXP_P1
R39 SSUSB_TXN_P1
Y38 DP_SBU2
Y39 DP_SBU1

UART

KPCROW1
KPCROW0
KPCOL1
KPCOL0
UTXD1
URXD1
UTXD0
URXD0

USB 2.0

I2C

Y36 USB_DP_P0
Y35 USB_DM_P0
Y37 USB_DP_P1
Y38 USB_DM_P1

SIM

AC36 SIM1_SCLK
AC38 SIM1_SIO
AC37 SIM1_SRST
AD36 SIM2_SCLK
AD38 SIM2_SIO
AD37 SIM2_SRST

MSDC 1


AF35 MSDC1_CLK
AE35 MSDC1_CMD
AE36 MSDC1_DAT3
AE37 MSDC1_DAT2
AF36 MSDC1_DAT1
AF37 MSDC1_DAT0

MSDC 2

C12 MSDC2_CLK
D12 MSDC2_CMD
E13 MSDC2_DAT3
D14 MSDC2_DAT2
C13 MSDC2_DAT1
D13 MSDC2_DAT0

SCP_I2C

SCP_SCL0
SCP_SDA0
SCP_SCL2
SCP_SDA2
SCP_SCL3
SCP_SDA3



I2C9: SC8551A Master/CAMERA LDO

I2C8: WIDE_CAM

I2C7: FG/SC8551A Slave

I2C6: SMARTPA/FLASH/LCD

I2C5: MT6375/MT6691

I2C4:M_CAM

I2C3: NFC

I2C2: UW_CAM/F_CAM


I2C1:HAPTIC

I2C0: XMUSB350

SCP_I2C0: L-SENSOR (前置)

SCP_I2C2: SAR/COMPASS/


JTAG TEST POINT



Schematic design notice:

Note 16-1: SW Default Configuration is as followings
AUX_IN2_NTC is for AP Temp.
AUX_IN3_NTC is for MHB PAMiD Temp.
AUX_IN4_NTC is for NR PAMiD Temp.


Note 16-2: If your design or placement is different with SW Default Config.
Please refer to "MTxxxx Thermal User Manuel.docx" and modify SW setting.




Thermistor to sense AP temperature

1. NTC1603 must keep a distance about 6-8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.

			
Title MT6893_GPIO_2			
Size A2	Document Number MT6893_GPIO_2	Rev	
Date: Friday, March 04, 2022		Sheet 32 of 73	






U3100-9

MT6895

GND GND



GND


MT6895Z/TCZA

GND

U3100-10

MT6895


GND NC



GND


MT6895Z/TCZA


GND




NC PINS CANNOT CONNECT GND AND POWER


Title		MT6893_GND		
Size		Document Number		
C		MT6893_GND		
Date		Sheet 39 of 73		






General MT6363
VEMC selection HW TRAPPING






ALL C out Close to SOC


电容下主地




Title		MT6315_VCPU		
Size	Document Number		Rev	
A2	MT6315_VCPU			
Date:		Sheet		of
Friday, March 04, 2022		46		73

ALL C out Close to SOC







Schematic design notice of "81_MT6685 CLK AUXADC" page.

Note 85-1: H for 52M XTAL; L for H for 26M XTAL

6685 Part #	MT6685HP/A	MT6685LP/A
XTAL Freq	52M XTAL	26M XTAL

Note 85-2: DXCO CLK output assignment to CLK receiver

RF clocks	Ball name	CLK Receiver	Freq.(MHz)
RFCK1A	mm-Wave RF	XTAL (26/52)	
RFCK1B	CONSYS RF	XTAL (26/52)	
RFCK2A	Sub-6G RF	26M	
RFCK2B	AP CK4 (mm-Wave ABB)	26M	

BB clocks	Ball name	CLK Receiver	Freq.(MHz)
BBCK1	AP CK1 (System-boot)	26M	
BBCK2	AP CK2 (WBG)	26M	
BBCK3	AP CK3 (LFS)	26M	
BBCK4	NFC	26M	
BBCK5	Audio CODEC	26M	


Note 85-3: Reserve 0R in series connection to form a R/C low pass filter for power noise reduction

Note 85-4: To reserve NC/100K ohm(1%) on AUXADC_VIN1 as voltage divider for temperature sensor in TMS

Note 85-5: AUXADC application

Ball name	Application
AUXADC_VIN1	TMS
AUXADC_VIN2	AP temperature measurement on board level
AUXADC_VIN3	RF PA1 temperature measurement
AUXADC_VIN4	RF PA2 temperature measurement
AUXADC_VIN5	Reserved. (Tied to GND for not used AUXADC)


Doc	MT6685_Charger	
Doc	Document Number	
Rev	MT6685_Charger	
Rev	Rev	



下主地

-AU_RFL and AU_RFR should be routed as single end signal and be guarded by GND, up and down, left and right respectively

-The suggested layout pattern of AU_RFL/ AU_RFR/ AU_RFLN/ AU_RFRN is " GND AU_RFL AU_RFRN AU_RFLN AU_RFRN GND"



Earphone Microphone

Close to PMIC

Close to audio jack

SPK

Connecting the GNDs together and then to main GND through signal via

SPKR PA1


SPKR PA2

HEADSET


Note 5

Second MIC


A+G




Sidekey




RAMDUMP debug key




COMPASS




INFRARED



FLASH CON




L_SENSOR CON






Haptic

注：马达外壳在结构上接地







FP






$$VOUT = 0.5 (0.495 \sim 0.505) * (1 + R1/R2)$$







front 16M OV16A1Q-GA5A



ULTRA 8M(S5K4H7)





MACRO 2M(OV02B10-A25A-CSP)




Schematic design notice of "90_DEBUG_IO" page.

Note 90-1: UART Default support : UART0,
JTAG Default support : AP JTAG/MD_IO_JTAG




屏蔽罩

BB





RF



File	J7 WLED	Rev P0
Size	Document Number <Doc>	
Date	Friday, March 04, 2022	
Sheet	73	of 74

FLASH LGA



L_SENSOR LGA

